Abstract-The erase threshold-voltage (V T)
Edge Profile Effect of Tunnel Oxide on Erase
Threshold-Voltage Distributions in Flash Memory Cells
I. INTRODUCTION
A CRITICAL concern in Flash electrically erasable programmable read-only memory cells is the tight control of V T within given specifications, especially in multilevel cells [1] . As the cell size gets smaller and the density becomes larger, the small perturbations in processing and operation of the cell give rise to large V T distributions. Even in fresh virgin cells, the V T distribution is generally wide, due to the effects of process variations being amplified upon the shrunken cell geometry. V T further shifts and broadens due to repeated program/erase cycles and trap assisted tunneling or charge loss during retention [2] , [3] .
V T dispersion in small cells is more sensitively affected by local effects such as the discrete dopant fluctuation [4] - [7] , random polysilicon grain size [8] , etc., Also, because of the high packing density the interference between adjacent cells results in further V T shifts [9] . Recently, the control of the edgeprofile of the tunnel oxide in 90-nm NOR Flash memory cells was shown to improve V T distribution [10] , [11] , indicating that the edge geometry also affects V T .
In downsizing the cell, its width constitutes the critical dimension. The large drain voltage required for the channel hot electron injection in NOR-type cells renders the cell vulnerable to the punchthrough effect, preventing the channel length reduction. In contrast, shrinking the channel width is free of such constraints and has the additional advantage of low programming current. In a narrow channel width, however, the edge effects of tunnel oxide become prominent such as the electric field crowding, affecting gate current and thus V T .
In Section II, the erase V T distribution due to the onedimensional uniform variation of oxide-nitride-oxide (ONO) or tunnel oxide thickness is analytically discussed, giving an insight into the V T dispersion. The V T transient equation derived from the capacitive couplings with the offset voltage correction is shown to describe V T distributions, when the specific process variations are embedded into the general cell parameters. In Section III, a fast simulation of the erase V T distribution due to the oxide edge effects associated with self-aligned shallow trench isolation (SA-STI) [12] and self-aligned poly (SAP) [13] is performed without resorting to the full structure device simulations, and a few conclusions are drawn in Section IV.
II. BACKGROUND DISCUSSION

A. Capacitive Coupling Equation and V offset
The well-known capacitive coupling equation [14] generally has additional offset voltage terms (V offset ), which assumes different values depending on channel accumulation or inversion due to the work function difference between the terminals and channel depletion capacitance [15] , [16] 
Here, the drain, source, and bulk terms are deleted since they are always grounded in this paper. The Gauss law applied to the floating-gate terminal yields V offsetI = (V FB + 2φ B ) × C TNL /C T and V offsetA = V FB × C TNL /C T in channel inversion and accumulation, respectively. Here, V FB is the flatband voltage between the floating-gate and the bulk, C ONO and C TNL the interpoly and tunnel oxide capacitances (cf. C T = C ONO + C TNL ), and φ B is the bulk Fermi potential so that 2φ B represents the surface bending at the onset of strong inversion.
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B. Erase V T versus Uniform Dielectric Thickness Variation
As the first step for understanding the erase V T distribution, consider the effect of uniform variation of ONO thickness (t ONO ) from its target value (t * ONO ) across the gate electrode. Fig. 1(a) shows the energy band diagram in erase, drawn in solid and dashed lines for on-target (t * ONO ) and off-target (t ONO ) cells, respectively. Here, use has been made of the fact that the tunnel oxide electric field assumes the same value at the end of erase [3] , regardless of the value of programmed V T or ONO thickness. This property is detailed in Appendix. Since the tunnel oxide electric fields are the same for the case of both t ONO and t * ONO , the difference in the stored charge in the floating-gate is given by
where C * ONO and C ONO are the ONO capacitances in on-and off-target cells and V * FGe and V * CGe are the common floating and control gate voltages [see Fig. 1(a) ].
The erase V T is affected by both ∆t ONO (= t ONO − t * ONO ) and ∆Q FG . To estimate the change in V T , first introduce ∆V Te1 due to ∆t ONO , while putting ∆Q FG = 0. In this case, the electric field in ONO is the same in both cells, as shown in Fig. 1(b) and ∆V Te1 is thus given by
where V * Te is the threshold voltage at the control gate after erase, and V * TFG is that at floating-gate. Next, ∆V Te2 due to ∆Q FG can be found by using (2) and
The total V T variation ∆V Te = ∆V Te1 + ∆V Te2 is thus given by
Here, V * TFG and V * FGe are implicit voltages and can be replaced with the known voltages V * Te , V * CGe using (1) for both channel inversion and accumulation, obtaining
One can also analyze the erase V T change due to the uniform variation of tunnel oxide thickness ∆t OX in a similar manner, obtaining an expression symmetric with respect to (6)
In (6) and (7) 
Next, the erase V T change due to the nonuniform local effect such as the edge profile of the tunnel oxide is examined in the following section.
C. Transient V FG and V T During Erase
The time-dependent equations of V FG and V T during the erase are derived from the basic capacitive coupling. These equations can quantify the transient V FG and V T versus the process variations. The analytical solution of V FG and V T transients were derived in terms of specific cell parameters in [15] . However, the transient equations presented here are specified by more general set of parameters, so that various process variations, e.g., the local edge effects of tunnel oxide, can be easily embedded into each parameter.
In the present approach V FG , V T transients are analyzed by switching back and forth between erase and read modes. During the erase, in which the control gate is constantly biased at V CGe while other terminals are grounded, the excess charge Q FG in the floating-gate is tunneled out as gate current, I G , i.e., dQ FG /dt = I G . Here, I G depends on changing V FG , viz.,
Since the cell terminals are all kept constant during the erase, differentiating (1) in accumulation with time yields [17] 
The initial value of V FG (t) is obtained from (1) in both accumulation and inversion, operative, respectively, at the beginning of erase and read at the end of programming. In this case, Q FG is the same and by subtracting (1) in inversion from (1) in accumulation there results with Here, V FG0 is the initial V FG in erase and V T 0 the user-definable initial V T at the control gate in erase, or equivalently final V T at the end of programming and
In reading mode, V TFG is, by definition, fixed at a value determined solely by the onset of strong inversion, while V T at the control gate changes. Thus, by differentiating (1) in inversion with respect to time one finds
(10) and (8) provide a linear relationship between ∆V T and ∆V FG
Thus, the change in time of V T from V T 0 is given in terms of that of V FG from V FG0 . Now, V FG0 and V T 0 are related by (9) and one can write from (9) and (11)
The set of equations (8), (9), and (12) makes it possible to simulate the transient behavior of V FG and V T in terms of the pertinent cell parameters (C ONO , C TNL , I G , and V TFG ). Any random process variation is to be represented in corresponding variation of one of these parameters. For example, the discrete dopant fluctuation causes V TFG variation, while the polysilicon grain size affects I G . Also, the nonuniform edge profile alters both I G and C TNL .
The contribution of these parameters to the erase V T distribution, ∆V Te can be calculated by varying each parameter, while keeping others fixed to the target values and by solving (8), (9) , and (12). As clear from Fig. 2(a) , the relative variations, ∆C ONO /C * ONO , ∆C TNL /C * TNL by 10% is shown to give about ∆V T ≈ 1 V with larger V CGe inducing slightly greater change. These results are consistent with the predictions of (6) or (7). Also, I G variation by an order of magnitude centered at I * G results in ∆V T ≈ 1 V [ Fig. 2(b) ]. Finally, ∆V TFG by say 0.5 V gives rise to ∆V Te by about 1 V, corresponding to about ∆V TFG /α CG [ Fig. 2(c) ]. It is interesting to note that Fig. 2 provides a simple means by which to single out the dominant cause of ∆V Te by measuring the V T distribution using different erase voltage at the control gate V CGe . For example, if V T distribution has an appreciable dependence on V CGe , the dominant cause is I G variation, while a weak dependence points to the dominance of V TFG variation.
The erase V T variations in Fig. 2 are approximately linear with respect to the input parameters and the total V T distribution can therefore be estimated by σ
, where σ is the width of V T distribution. The total distribution can also be calculated directly from (8) , (9), and (12) by randomly varying the parameters simultaneously. Now, that ∆V Te has been specified via the random variations of cell parameters, the next task is to discuss the origins of such variation. In Section III, the edge profile of the gate oxide is discussed as an example.
III. ERASE V T DISTRIBUTION VERSUS OXIDE EDGE PROFILE
To simulate the erase V T distribution versus the tunnel oxide edge profile, one could perform the transient device simulation incorporating a large number of randomly generated profiles in conjunction with control (CG) and floating (FG) gates, ONO and tunnel oxide (OX), and the substrate (SUB). In this paper, this direct simulation is bypassed in favor of two time-saving measures. First, the device simulations are confined to the FG-OX-SUB structure and the gate current (I G ) and tunnel oxide capacitance (C TNL ) associated therein. Then, the transient simulation of the cell is performed for each different edge profile by using (8), (9) , and (12), with I G and C TNL explicitly inserted. By bypassing the full structure simulation, more mesh nodes can be assigned to the edge region for accurate simulation of electric field and I G , giving thereby the benefits to the threedimensional simulation. Second, a meaningful simulation of V T distribution requires sample numbers stretching to several orders, and prohibitively large simulation time. This difficulty is circumvented by simulating in advance specific numbers of sample and incorporating other samples via interpolation within the sample matrix, to be detailed later. and (12) . A particular attention was paid to the mesh formation near the edge in SA-STI, since the tunneling current depends sensitively on the mesh size around the edge boundaries. This apparent errorlike mesh dependence is due to the angle (θ) at the edge remaining unchanged regardless of the mesh size [see the inset of Fig. 3(a) ]. This implies a different radius of curvature at the edge for different mesh size. For the case of SAP, there was no such mesh-dependent anomaly, and the material boundaries are sufficiently smooth to render both the mesh lines on the boundary and the angle between them conform to the boundaries.
In this paper, the boundary conforming to the small radius of curvature was not used, since it is difficult to deal with in Medici [18] mesh generator. Rather, an ideal edge profile shown in the inset of Fig. 3(a) was used, with the same topology of mesh triangulations for all samples to avoid the mesh-dependent I G fluctuation. The mesh size was chosen to be 3 Å in the oxide near the edge for accommodating the abrupt change of electric field, and to be 2 nm on the edge boundaries for relieving the extremely high electric field and high tunneling current by way of averaging the electric field in the mesh element. Fig. 4 shows the simulation flow of the erase V T distribution. Here, the boundary files for specified variation were generated by selecting tunnel oxide thickness (∆T OX ), edge thickness (∆E), and cell width (∆W ) as random process variations [ Fig. 4(a) ]. Each variation was ranged in common from −10 to 10 Å, and seven samples were selected at regular intervals, so that the matrix of 7 × 7 × 7 samples was selected for simulation [ Fig. 4(b) ]. Both I G and C TNL were simulated in these samples with erase V T s calculated using (8), (9) , and (12) [Fig. 4(c) ]. V TFG change was assumed to be caused only by ∆T OX . For erase V T distribution, 512 K samples were randomly selected following the Gaussian distribution from the sample matrix [ Fig. 4(d) ] and the erase V T s were computed by interpolating V T versus ∆T OX , ∆E, and ∆W in Fig. 4(c) . Naturally, V T variation should be smooth in the sample matrix, so that the interpolation gives reliable result using an adequate number of samples chosen within the variation range. This requirement was met in the sample matrix chosen. Fig. 5 shows I G , C TNL , and V T versus ∆T OX , ∆E, or ∆W for both SA-STI and SAP. These results were obtained by varying only one parameter while keeping others fixed. Clearly, I G is shown to vary significantly in SA-STI cells with ∆T OX , ∆E, and ∆W , while SAP processed cells exhibit a large I G variation only with ∆T OX [Fig. 5(a) ]. The behavior of C TNL is roughly same in both cells, undergoing a large variation with ∆T OX [Fig. 5(b) ]. The change of V TFG due to ∆T OX is same for both process types. With I G , C TNL , and V TFG thus obtained, the erase V T was calculated by using (8) , (9), and (12). The common parameters used for calculation are:
48 V, and V T 0 = 9 V. Also, C ONO was chosen such that α CG = 0.54 at the target sample and the erase V T at the target sample was chosen to be 3 V by adjusting the erase time in both cells. As clear from Fig. 5(c) the dominant parameters affecting V T are the variation of the edge profile (∆E) and the tunneling oxide thickness (∆T OX ) in SA-STI and SAP samples, respectively. Fig. 6 shows the simulated V T distributions of SA-STI and SAP cells, obtained by sampling 512 K cells. The 3σ random variations of ∆T OX , ∆E, and ∆W were fixed at 1, 1, and 3 Å, respectively. As clear from Fig. 6 , V T in SA-STI cells is shown sensitively affected by edge profile parameters, and a large V T distribution ensues due to the 3σ random variations of ∆E and ∆W . On the other hand, the V T distribution of SAP cells is mainly determined by ∆T OX , and is nearly independent of the edge profile variations. Since the controllability of the edge region is in general difficult, SA-STI processed cells are expected to have a broader V T distribution, compared with SAP cells (see black and white square symbols in Fig. 6 ). Fig. 7 shows the V T distributions measured from SA-STI and SAP samples. Clearly SAP cells have a width narrower by about 0.2-0.3 V, compared to the former. However, the measured distributions are still much broader than those resulting from the edge profile effects discussed in Fig. 6 . A quantitative comparison between the simulation and measured data was made as follows. First, a common "background distribution" was introduced for both cells, accounting for all possible process variations excluding the ones (∆T OX , ∆E, and ∆W ) in Fig. 4(a) . Since these two cells are processed identically other than the edge profiling in the length direction it is reasonable to take the background distribution to be the same in both cells and analyze the edge effect separately as in Fig. 6 . Combined to this background was the additional distribution arising from the edge effects simulated in Fig. 6 by using 3σ TOX = 1 Å, 3σ E = 3 Å, and 3σ W = 3 Å.
It is important to point out that a fit to the data necessitates the introduction of a large background distribution, which in turn suggests additional parameters inherently operative and independent of the edge profile control contributing to the V T dispersion. This broad background distribution can be understood in part in terms of the random process variations of ONO, ∆V TFG by discrete dopant fluctuation being amplified by 1/α CG at the control gate with α CG itself varying from cell to cell, the cell-to-cell interference, random polygrain size, surface roughness, the edge effects along the cell width direction, etc. 3σ E = 3 Å, and 3σ W = 3 Å, σV T of SA-STI cells tends to increase slightly with decreasing W . This is because the V T variation in this case is dominated by the edge profile effect while the reduction of the main tunneling region with decreasing W plays an insignificant role. However, σV T of SAP cells increases faster, as W decreases and the main tunneling region is reduced therein. A highlight of Fig. 8 consists of the fact that within W range considered, σV T of SAP cells is smaller by a factor 2, compared with SA-STI cells. This indicates that the SAP is suitable for cell scaling even if the edge profiling is to be controlled within 2-Å accuracy. As an additional note, σV T of SAP cells is consistent with the prediction given by (7) as the edge effects are reduced and the cell width becomes longer. 
IV. CONCLUSION
The erase V T distribution in Flash memory cells was investigated as a function of the random process variations. Instead of the full-structure device simulations, the capacitive coupling equations with offset voltage correction were used to simulate the time dependent V T for different values of cell parameters (C ONO , C TNL , I G , and V TFG ). Specific random process variation can be embedded into the cell parameters for analyzing its effect on erase V T distribution.
The method was applied to comparing two current process technologies, viz., SA-STI and SAP for the tunnel oxide edge effects on the erase V T distributions. The angled edge geometry in SA-STI cells with high tunneling current by electric field crowding near the edge region, combined with the relatively difficult control of edge profile, leads to wider V T dispersion than SAP cells. On the other hand, the SAP cells, relatively free of the edge effect are also shown to be more suitable for cell scaling. A good fit to the V T distribution measured from SA-STI and SAP cells was shown to require a broad background V T distribution. This means that the tunnel oxide edge effects where I G0 and K are constants depending on V FGe [3] .
Under FN erase V FG quickly decreases from its initial value V FG0 and approaches the final V FGe asymptotically, taking up most of the erase time t e . Insert (A.1) into (8) Fig. 9 (a) shows a family of FN tunneling currents. In each I G curve, (8) was solved numerically with given erase time of t e = 10 ms, obtaining V FGe . In generating a family of I G curves, C T was randomly varied around its target value to simulate the I G s at different memory cells. The resulting V FGe is presented as a dot on each I G curve. Shown in Fig. 9(b) is corresponding (dI G /dV FG )/C T together with V FGe versus V FG . As clearly exhibited in Fig. 9(b) , the trace of V FGe s accurately determines 1/t e for all curves considered, conclusively proving the validity of the termination condition (A.3) and the related assumptions. Also, in Fig. 9(a) , the trace of V FGe s well approximates a straight line indicating constant I G as an approximated condition. Constant I G implies a constant electric field in the tunnel oxide, whose condition is already used in Section II-B and [3] . Finally, it is noted that ∆V Te due to varying I G can also be estimated via ∆V FG /α CG with ∆V FG found in a manner as in Fig. 9(a) .
